

NAME OF THE FACULTY : Manju

DISCIPLINE : ECE

SEMESTER : 3rd

SUBJECT : DIGITAL ELECTRONICS

LESSON PLAN DURATION : Approx.15 weeks (from 30 July 2026 to 23 Nov.2026)

WORK LOAD (LECTURE/PRACTICAL) PER WEEK (IN HOURS):- Lecture-03, Practical-04 Per Group

WEEK	THEORY		PRACTICAL	
	Lecture / Hrs	TOPIC(Including Assignment/Test)	Practical / Hrs	Experiment
1 <sup>st</sup>	1	Introduction about Subject	GP-1	Introduction about Practical as per syllabus
	2	<b>UNIT-I: Number System and Codes</b> <b>Introduction to analog and digital signal.</b>		
	3	Binary, octal and hexadecimal number system	GP-2	Introduction about Practical as per syllabus
2 <sup>nd</sup>	4	Conversion from decimal and hexadecimal to binary and vice-versa.	GP-1	verification and interpretation of truth tables FOR AND, OR, NOT NAND, NOR, EXOR and EXNOR gates
	5	Binary addition and subtraction Including binary points. 1's and 2's complement method of addition/ subtraction		
	6	Concept of code, weighted and non-weighted codes, Examples of 8421, BCD, excess-3 and Gray code	GP-2	verification and interpretation of truth tables FOR AND, OR, NOT NAND, NOR, EXOR and EXNOR gates
3 <sup>rd</sup>	7	Concept of parity, single and double parity and error detection	GP-1	Realisation of logic functions with the help of NAND or NOR gates
	8	<b>Unit-II: Logic Gates and logic simplification:</b> Concept of negative and positive logic, Definition, symbols and truth tables of NOT, AND, OR Gates		
	9	Definition, symbols and truth tables of NAND, NOR, EXOR Gates	GP-2	Realisation of logic functions with the help of NAND or NOR gates
4 <sup>th</sup>	10	NAND and NOR as universal gates.	GP-1	To design a half adder using XOR and NAND gates and verification of its operation
	11	Introduction to TTL and CMOS logic families		
	12	Postulates of Boolean algebra, De Morgan's Theorems, Implementation of Boolean	GP-2	To design a half adder using XOR and NAND gates and verification of its operation

5 <sup>th</sup>	13	Karnaugh map (up to 4 variables)	GP-1	To design a full adder circuit using XOR and NAND gates and verify its operation
	14	Simple application in developing combinational logic circuits <b>Assignment-1</b>		
	15	<b>Sessional Test-1</b>	GP-2	
6 <sup>th</sup>	16	<b>Unit-III : Combinational Circuits:</b> Half adder and Full adder circuit, design and implementation	GP-1	To design circuit for 7-segment display
	17	4 bit adder circuit		
	18	Four bit decoder circuits for 7 segment display and decoder/driver ICs	GP-2	
7 <sup>th</sup>	19	Basic functions and block diagram of MUX and DEMUX with different ICs	GP-1	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch , D flip-flop, JK flip-flops)
	20	Basic functions and block diagram of Encoder		
	21	<b>UNIT-IV: Sequential Circuits</b> Concept and types of latch with their working and applications	GP-2	
8 <sup>th</sup>	22	Operation using waveforms and truth tables of RS, T, D,.	GP-1	Verification of truth table for encoder and decoder.
	23	Master/Slave JK flip flops		
	24	Difference between a latch and a flip flop.	GP-2	
9 <sup>th</sup>	25	Introduction to Asynchronous counters and Synchronous counters, Binary counters,	GP-1	Verification of truth table for Multiplexer and De-Multiplexer
	26	Divide by N ripple counters		
	27	Divide by N ripple counters	GP-2	
10 <sup>th</sup>	28	Decade counter	GP-1	To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flip flops and verification of their operation
	29	Ring counter <b>Assignment-2</b>		
	30	<b>Sessional Test-2</b>	GP-2	

11 <sup>th</sup>	31	Introduction and basic concepts including shift left and shift right.	GP-1	To design a 4 bit ring counter and verify its operation
	32	Serial in parallel out, serial in serial out		
	33	Parallel in serial out, parallel in parallel out.	GP-2	
12 <sup>th</sup>	34	Universal shift register.	GP-1	Use of Asynchronous Counter ICs (7490 or 7493)
	35	<b>UNIT-5: Converters and Memories</b> Working principle of A/D and D/A converter	GP-2	Use of Asynchronous Counter ICs (7490 or 7493)
	36	Brief idea about different techniques of A/D converter and study of Stair step A/D Converter.		
13 <sup>th</sup>	37	Dual Slope A/D converter, Successive Approximation A/D Converter	GP-1	To design and verification of A/D converter
	38	Working p Detail study of : Binary Weighted D/A converter.	GP-2	To design and verification of A/D converter
	39	R/2R ladder D/A converter. Applications of A/D and D/A converter		
14 <sup>th</sup>	40	<b>Semiconductor Memories:</b> Memory organization, classification of Semiconductor memories (RAM, ROM, PROM, EPROM, EEPROM	GP-1	To design and verification of A/D converter
	41	static and dynamic RAM	GP-2	To design and verification of A/D converter
	42			
15 <sup>th</sup>	43	Introduction to 74181 ALU IC <b>Assignment- 3</b>	GP-1	To design and verification of 74181 ALU
	44	<b>Sessional Test- 3</b>	GP-2	To design and verification of 74181 ALU
	45	Revision		